Error detection in arithmetic coding with artificial markers
نویسندگان
چکیده
منابع مشابه
Secure Arithmetic Coding with Error Detection Capability
Recently, arithmetic coding has attracted the attention of many scholars because of its high compression capability. Accordingly, this paper proposed a Joint Source-Cryptographic-Channel Coding (JSCC) based on Arithmetic Coding (AC). For this purpose, embedded error detection arithmetic coding, which is known as continuous error detection (CED), is used. In our proposed method, a random length ...
متن کاملIntegrating error detection into arithmetic coding
A technique to implement error detection as part of the arithmetic coding process is described. Heuristic arguments are given to show that a small amount of extra redundancy can be very effective in detecting errors very quickly, and practical tests confirm this prediction. On leave from the School of Engineering, University of Manchester, UK. Funded by UK’s Engineering and Physical Sciences Re...
متن کاملImage Transmission Using Arithmetic Coding Based Continuous Error Detection
z TRW Abstract Block Cyclic Redundancy Check (CRC) codes represent a popular and powerful class of error detection techniques in modern data communication systems. Though eecient, CRC's can detect errors only after an entire block of data has been received and processed. In this work, we propose a new \continuous" error detection scheme using arithmetic coding that provides a novel tradeoo betw...
متن کاملError resilient arithmetic coding of still images
This paper examines the use of arithmetic coding in conjunction with the error resilient entropy code (EREC). The constraints on the coding model are discussed and simulation results are presented and compared to those obtained using Huffman coding. These results show that without the EREC, arithmetic coding is less resilient than Huffman coding, while with the EREC both systems yield comparabl...
متن کاملError Detection in Signed Digit Arithmetic Circuit with Parity Checker
This paper proposes a methodology for the development of simple arithmetic self checking circuits using Signed Digit representation. In particular, the architecture of an adder is reported and its selfchecking capability with respect to the stuck-at fault set is shown. The main idea underlying the paper is to exploit the properties of Signed Digit representation allowing carry-free operations....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computers & Mathematics with Applications
سال: 2011
ISSN: 0898-1221
DOI: 10.1016/j.camwa.2011.05.017